
. , >







FIG. 3



DESCRIPTION								CLOCK INPUT INHIBIT	COUNT IN 4 ∕2,048	COUNT IN 4 / 4,096	COUNT IN 4 ∕8,192	COUNT IN A COMPARE MATCH			
	BIT 0	CKS 0	0	1	0	1	0	0	1 (0	1 (0	•	0	· ·
TCSR	BIT 1	CKS 1	0	0	-	1	0	0	0	1	1.	0	0	1	1
	BIT 2	CKS 2	0	0	0	0	•	0	0	0	0	1	•	•	
TCRX	BIT 5	CKSX	0	0	0	. 0	0	1	1	+	1	1	ı	I	

FIG. 5

	-														
DESCRIPTION								CLOCK INPUT INHIBIT	COUNT IN 4 ∕4,096	COUNT IN <i>4</i> ∕8,192	COUNT IN <i>4</i> ∕16,384	COUNT IN AN OVERFLOW			
	BIT 0	CKS 0	0	1	0	-	0	0	1	0	-	0	-	0	-
TCSR	BIT 1	CKS 1	0	. 0	1	-	0	0	0	1	Į.	0	0	•	1
	BIT 2	CKS 2	0	0	0	0		0	0	0	0	-	1	-	
TCRY	BIT 4	CKSY	0	0	0	0	0	1	1	1	-	_	1		1





FIG 6

FIG. 7




							•	
DESCRIPTION	PWMX_1 CLOCK SELECT	WHEN CKS OF DACR OF PWMX_1 IS 1, SELECTS A CLOCK (REFER TO FIG. 9)	PWMX_0 CLOCK SELECT	WHEN CKS OF DACR OF PWMX_0 IS 1, SELECTS A CLOCK (REFER TO FIG. 9)	PWMX_1 CLOCK SELECT	WHEN CKS OF DACR OF PWMX_1 IS 1, SELECTS A CLOCK (REFER TO FIG. 9)		PWMX_0 CLOCK SELECT WHEN CKS OF DACR OF PWMX_0 IS 1, SELECTS A CLOCK (REFER TO FIG. 9)
R/W	R/W	M∕M	R/W	R/W	R/W			R/W
INITIAL VALUE	0	0	0	0	0			0
BIT NAME	PWCKX1B	PWCKX1A	PWCKX0B	PWCKX0A	PWCKX1C			PWCKX0C
BIT	7	9	5	4	3		2	0

RESOLUTION(T)	OPERATES AT A SYSTEM CLOCK CYCLE MULTIPLIED BY 2	OPERATES AT A SYSTEM CLOCK CYCLE MULTIPLIED BY 64	OPERATES AT A SYSTEM CLOCK CYCLE MULTIPLIED BY 128	OPERATES AT A SYSTEM CLOCK CYCLE MULTIPLIED BY 256	OPERATES AT A SYSTEM CLOCK CYCLE MULTIPLIED BY 1,024	OPERATES AT A SYSTEM CLOCK CYCLE MULTIPLIED BY 4,096	OPERATES AT A SYSTEM CLOCK CYCLE MULTIPLIED BY 16,384	SETTING INHIBIT
PWCKX0A PWCKX1A	0	1	0	ŀ	0	1	0	1
PWCKX0B PWCKX1B	0	0	1	1	0	0	1	1
PWCKX0C PWCKX1C	0	0	0	0	1	1	1	1

F/G. 10

DESCRIPTION							OUTPUT WAVEFORM SETTING	(REFER TO FIG. 11)							O: OPERATES AT BASIC CYCLE=RESOLUTION(T) MULTIPLIED BY 64 THE RANGE OF THE VALUES OF DA0 TO DA13 IS H'0100 TO H'3FFF 1: OPERATES AT BASIC CYCLE=RESOLUTION(T) MULTIPLIED BY 256 THE RANGE OF THE VALUES OF DA0 TO DA13 IS H'0040 TO H'3FFF DESCENZED BIT	תבטבתעבט סוו
BIT NAME	DA13	DA12	DA11	DA10	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DAO	CFS	
BIT	15	14	13	12	=	10	6	8	7	9	5	7	3	2	← <))

RESOLUTION T (μ s)	CONVERSION CYCLE (µs)	DADRA,B (DA13~DA0)	LOW WIDTH (8 u)	HIGH WIDTH (s μ)
		H,0000	0.1	1638.3
		•	•	••
		•	••	••
0.1	1638.4	H'1000	409.6	1228.7
			•	•
		•	••	••
		H'3FFF	1638.3	0.1



=1G. 12